An Efficient Selection-Based kNN Architecture for Smart Embedded Hardware Accelerators
نویسندگان
چکیده
K-Nearest Neighbor (kNN) is an efficient algorithm used in many applications e.g. text categorization, data mining, and predictive analysis. Despite having a high computational complexity, kNN candidate for hardware acceleration since it parallelizable algorithm. This paper presents novel architecture implementation accelerator targeting modern System-on-Chips (SoCs). The adopts selection-based sorter dedicated that outperforms traditional sorters terms of resources, time latency, energy efficiency. has been designed using High-Level Synthesis (HLS) implemented on the Xilinx Zynqberry platform. Compared to similar state-of-the-art implementations, proposed provides speedups between 1.4× 875× with 41% 94% reductions consumption. To further enhance architecture, algorithmic-level Approximate Computing Techniques (ACTs) have applied. approximate accelerates classification process by 2.3× average reduced area size 56% real-time tactile processing case study. consumes 69% less accuracy loss than 3% when compared Exact kNN.
منابع مشابه
Nanoprocessors : Configurable Hardware Accelerators for Embedded Systems
Title of Thesis: NANORPOCESSORS: HARDWARE ACCELERATORS FOR EMBEDDED SYSTEMS Lei Zong, Master of Science, 2003 Thesis directed by: Professor Bruce L. Jacob Department of Electrical and Computer Engineering Today’s consumer market is driven by technology innovations. Many technologies that were not available a few years ago are quickly being adopted into common use. Equipment for these services r...
متن کاملAn Efficient Ant Colony Instance Selection Algorithm for KNN Classification
The extraordinary progress in the computer sciences field has made Nearest Neighbor techniques, once considered impractical from a standpoint of computation (Dasarathy et al., 2003), became feasible for realworld applications. In order to build an efficient nearest neighbor classifier two principal objectives have to be reached: 1) achieve a high accuracy rate; and 2) minimize the set of instan...
متن کاملAn Efficient BIST Architecture for Embedded RAMs
In this paper, a new BIST(Built-In Self-Test) structure for efficient test of embedded RAMs is proposed. In proposed embedded memory BIST(EMBIST) architecture, various algorithms are allowed to be executed, and just one controller can test more than one embedded memories. And, the proposed EMBIST has efficient structure that requires smaller hardware overhead. The experimental result demonstrat...
متن کاملOf Thesis : Nanoprocessors : Configurable Hardware Accelerators for Embedded Systems
TITLE OF THESIS: NANOPROCESSORS: CONFIGURABLE HARDWARE ACCELERATORS FOR EMBEDDED SYSTEMS Lei Zong, Master of Science, 2003 Thesis directed by: Professor Bruce L. Jacob Department of Electrical and Computer Engineering Today’s consumer market is driven by technology innovations. Many technologies that were not available a few years ago are quickly being adopted into common use. Equipment for the...
متن کاملDesign of Hardware Accelerators for Embedded Multimedia Applications
The subject of this work is the design and the implementation of hardware components which can accelerate the computation in a microprocessor-based digital system controlled by a RISC (Reduced Instruction Set Computer) core. Indeed a RISC core alone cannot achieve the desired computational capability needed to meet the requirements of modern applications, especially demanding ones like audio/vi...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE open journal of circuits and systems
سال: 2021
ISSN: ['2644-1225']
DOI: https://doi.org/10.1109/ojcas.2021.3108835